

A flat intermediate IF filter for tuners

The present invention relates to an intermediate frequency input circuit, which is coupled between output nodes of a frequency mixing circuit and input nodes of an intermediate frequency amplifier circuit.

5

In some television tuners, an intermediate frequency input circuit is connected between output ends of a frequency mixing circuit and input ends of an intermediate frequency amplifier circuit. The intermediate frequency circuit allows a selective intermediate frequency signal of a selector channel to pass while rejecting undesired

10 frequency components that may occur near the intermediate frequency. A rejected frequency component may include an intermediate frequency component of an upper adjacent channel and an intermediate frequency component of a lower adjacent channel. Accordingly, undesired frequency components are not received by the intermediate frequency amplifier circuit.

15 In the future analog and digital signals are expected to coexist before the full switch to digital signals will be realized. Since the digital transmission is usually reduced in power, the protection from strong adjacent analog channels becomes more critical.

20 It is, inter alia, an object of the present invention to provide an intermediate frequency input circuit having a flat frequency response for an intermediate frequency of a selector channel and providing sufficient suppression of adjacent channels.

The present invention solves the described problem by providing an intermediate frequency input circuit, which is connected between output nodes of a frequency mixing circuit and input nodes of an intermediate frequency amplifier circuit. The intermediate frequency input circuit includes a pair of input nodes and a pair of output nodes, a first inductor being coupled between the pair of input nodes and

a second inductor being coupled between the pair of input nodes, a first and a second capacitor, which are coupled between a first input node and a first output node,

a third and a fourth capacitor, which are coupled between a second input node and a second output node and a fifth capacitor, which is coupled between the first capacitor and the fourth capacitor and between the second capacitor and the third capacitor.

Compared with a characteristic of a known intermediate frequency input circuit with this arrangement a flat frequency response over a few MHz for the intermediate frequency of the selector channel is obtained. Additionally a satisfactory trap characteristics for the intermediate frequency component of the upper adjacent channel and for the intermediate frequency component of the lower adjacent channel. The intermediate frequency input circuit is cost effective and gives a flat response with good suppression of the sound and adjacent channels without using traps, which usually need to be aligned during production.

Fig. 1 shows, in a schematic diagram, an embodiment of an intermediate frequency input circuit; and

Fig. 2 is a graph showing an example of a frequency characteristic of the intermediate frequency input circuit shown in Fig. 1.

The present invention is illustrated from the following description of the preferred embodiment and the accompanying drawings.

Fig. 1 shows an embodiment of an intermediate frequency input circuit 1. The intermediate frequency input circuit 1 is coupled between a frequency mixing circuit 2 and an intermediate frequency amplifier circuit 3.

The intermediate frequency input circuit 1 includes a pair of input nodes 1<sub>1</sub> and 1<sub>2</sub>, a pair of output nodes 1<sub>3</sub> and 1<sub>4</sub>, a first inductor 4, a second inductor 5, a first and a second capacitor 6 and 7, a third and a fourth capacitor 8 and 9, and a fifth capacitor 10.

The frequency mixing circuit 2 includes a pair of input nodes 2<sub>1</sub> and 2<sub>2</sub> a pair of output transistors 11 and 12 in a common-base configuration.

The intermediate frequency amplifier circuit 3 includes a pair of input nodes 3<sub>1</sub> and 3<sub>2</sub> and a pair of input transistors 13 and 14 in a common-emitter configuration.

In the intermediate frequency input circuit 1, the first inductor 4 is coupled between the pair of input nodes 1<sub>1</sub> and 1<sub>2</sub>. Between one input node 1<sub>1</sub> and one output node 1<sub>3</sub> the first capacitor 6 and the second capacitor 7 are coupled in series, whereby the first

capacitor is coupled to input node 1<sub>1</sub> and to the second capacitor 7. The second capacitor 7 is coupled to the output node 1<sub>3</sub>. The second inductor 5 is coupled between the pair of output nodes 1<sub>3</sub> and 1<sub>4</sub>. Between one input node 1<sub>2</sub> and one output node 1<sub>4</sub> the third capacitor 8 and the second capacitor 9 are coupled in series, whereby the third capacitor is coupled to input node 1<sub>2</sub> and to the fourth capacitor 9. The fourth capacitor 9 is also coupled to the output node 1<sub>4</sub>.

In the frequency mixing circuit 2 a collector of one output transistor 11 is coupled to one output node 2<sub>1</sub>, and a collector of the other output transistor 12 is coupled to the other output node 2<sub>2</sub>.

10 In the intermediate frequency amplifier circuit 3 a base of one input transistor 13 is coupled to one input node 3<sub>1</sub>, and a base of the other input transistor 14 is coupled to the other input node 3<sub>2</sub>.

15 The pair of input nodes 1<sub>1</sub> and 1<sub>2</sub> of the intermediate frequency input circuit 1 is coupled to the pair of output nodes 2<sub>1</sub> and 2<sub>2</sub> of the frequency mixing circuit 2. The pair of output nodes 1<sub>3</sub> and 1<sub>4</sub> of the intermediate frequency input circuit 1 is coupled to the pair of input nodes 3<sub>1</sub> and 3<sub>2</sub> of the intermediate frequency amplifier circuit 3.

20 In the preferred intermediate frequency the input circuit 1, the inductance of the first inductor 4 and the capacitance of the first and third capacitors 6 and 8 are selected so that the first inductor 4 and the first and third capacitors 6 and 8 are in resonance with a lower intermediate frequency of the selector channel. The inductance of the second inductor 5 and the capacitance of the second and fourth capacitors 7 and 9 are selected so that the second inductor 5 and the second and fourth capacitors 7 and 9 are in resonance with an upper intermediate frequency of the selector channel. By coupling the component of the lower resonant frequency and the upper resonant frequency with the fifth capacitor 10 a flat 25 frequency response over a few MHz of the intermediate frequency input circuit 1 can be obtained.

The intermediate frequency input circuit 1 operates as follows. An intermediate frequency signal (hereinafter referred to as an "IF signal") of the selector channel passes through the pair of output nodes 2<sub>1</sub> and 2<sub>2</sub> of the frequency mixing circuit 2. 30 The IF signal includes undesired frequency components. It is received by the intermediate frequency input circuit 1 through the pair of input nodes 1<sub>1</sub> and 1<sub>2</sub>. The first inductor 4 and the first and third capacitors 6 and 8 select lower intermediate frequencies of the selector channel. The second inductor 5 and the second and fourth capacitors 7 and 9 select upper intermediate frequency of the selector channel. The adjusted IF signal is passed through the

pair of output nodes 1<sub>3</sub> and 1<sub>4</sub> and is received by the pair of input nodes 3<sub>1</sub> and 3<sub>2</sub> of the intermediate frequency amplifier circuit 3. The IF signal is then preferably amplified by the pair of input transistors 13 and 14.

Fig. 2 shows an example of a frequency characteristic of the intermediate frequency input circuit shown in Fig. 1. The inductance of the first inductor 4 and the capacitance of the first and third capacitors 6 and 8 are selected so that the lower resonant frequency is 34.47 MHz and the inductance of the second inductor 5 and the capacitance of the second and fourth capacitors 7 and 9 are selected so that the upper resonant frequency is 38.9 MHz. The bandwidth of the intermediate frequency input circuit is adjusted by the fifth capacitor 10.